IJARES/November 2014/Volume-2/Issue-11/1741-1748 **ISSN 2347- 9337**

INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND SCIENCE

AN EFFICIENT STRATEGY FOR LESSENING OF POWER LEAKAGE FROM ADDER CIRCUITS

Shaik Johnny[1], Pathan Osman[2]

[1]M.Tech Student, Dept of ECE, Nimra Institute of Engineering & Technology, Ongole, A.P, India

[2]Assistant Professor, Dept of ECE, Nimra Institute of Engineering & Technology, Ongole, A.P, India

ABSTRACT:

There are a persistently increasing number of manageable applications require low power in addition to high throughput circuits. Adder is noteworthy components of processor which wrap up its throughput and for tackling production of memory access. In modern times, a variety of logic approaches have been projected to put into practice low power adder. Full adder was derived with a variety of structures earlier to decrease power indulgence as well as area lessening. Aim of our work is to put into practice full adder to decrease power as well as augment in speed. Full adder is necessary block of arithmetic circuit set up in microprocessor in arithmetic as well as logic unit and there are certain issues connected to full adders between them such as reliability, over and above superior driving capability. Full adder is needed constituent in circuits utilized in maintaining of arithmetic operations therefore, recovering performance of full adder block lead towards improvement of general system performance. For function of electronic devices, designer has numerous objects to effort in extremely low outflow power and to meet up requirement of product package outlay. The intention of our work is to project a modified 14T adder in support of microprocessor as well as arithmetic logic circuit by means of short ground bounce noise and diminish outflow power. Introduction of high performance power gating system was employed in this work to diminish active power; outflow power as well as ground bounces noise. To analyze dissimilar parameters of adders we employ 14T full adder as support construction.

Keywords: Adder, 14T full adder, Microprocessor, Arithmetic logic circuit, Ground bounces noise, Memory access.

1. INTRODUCTION:

Scheming of low power systems has grown into most significant concerns of designs and was revealed that reducing supply voltage is most important direct means of reducing dissipated Power which is considered as energy capable depiction in support of applications of low performance [1]. Circuits of low power scheming is tremendously essential in accomplishment of green computing as well as increasing self satisfying function. Adder is most important components of a processor which finish off its throughput and for tackling making of memory access. Recovering performance of the adder is compulsory for improvement of digital electronics circuit where adder is functioning. Full adder is circuit that accomplish adding up procedure of 3 input bits and comprises three inputs over and above two outputs. Circuits through low power utilization build up to be most important candidates for scheming of microprocessors in addition to system mechanism [2][3]. Our work aims at designing, and enhancement of power effectiveness and ground bounce noise reduction of 14t adder. The power lessening in any logic circuit cannot be realized by trading off performance since it can construct harder to decrease to leakage for the duration of run time process. Encompassing less number of transistors in addition to condensed outflows, 14T adder practices from ground bounce noise. Full adder is necessary block of arithmetic circuit set up in microprocessor in arithmetic as well as logic unit and there are certain issues connected to full adders between them such as reliability, over and above superior driving capability. Numerous arrangements are intended to improve adder unit performance in terms of low power together with high-speed. An outline of illustration of full adder circuit was shown in fig1 whose performance has a consequence on system as a total. Quite a lot of full adders were put forward in literature by means of active logic styles.

2. METHODOLOGY:

The unimaginable demand in support of low power in addition to high performance representations has significantly expanded which is mainly due to rapid expansion of battery triggered manageable devices. There are a persistently increasing number of manageable applications require low power in addition to high throughput circuits. As knowledge persists to scope not only does power density enhance, but also current density enhances subsequently, steadiness can only be enhanced if power spending is reduced. Adder is noteworthy components of processor which wrap up its throughput and for tackling production of memory access. Full adder is needed constituent in circuits utilized in maintaining of arithmetic operations therefore, recovering performance of full adder block lead towards improvement of general system performance. The adder is between most important essentials of a processor consequently of its exploitation in arithmetic and logic unit [4]. Power relies on different parameter over and above supply voltage as well as worsens supply voltage would significantly lessen power spending of circuit and this indispensable concept would be employed to recuperate performance of adder circuit. The intention of our work is to project a modified 14T adder in support of microprocessor as well as arithmetic logic circuit by means of short ground bounce noise and diminish outflow power [5]. Introduction of high performance power gating system was employed in this work to diminish active power; outflow power as well as ground bounces noise.

3. AN OVERVIEW OF THE 14T FULL ADDER:

Full adder was derived with a variety of structures earlier to decrease power indulgence as well as area lessening. To analyze dissimilar parameters of adders we employ 14T full adder as support construction. To put into practice an arithmetic process, a circuit can acquire all the way through tremendously low power by clocking at tremendously low frequency but it possibly will receive tremendously extended time to complete procedure. Circuits through low power utilization build up to be most important candidates for scheming of microprocessors in addition to system mechanism. Encompassing less number of transistors in addition to condensed outflows, 14T adder practices

from ground bounce noise. The ground bounce noise does not influence circuit functioning at inferior clock frequencies. At advanced frequencies switching due to ground bounce noise will modify condition of authentic output. In modern times, a variety of logic approaches have been projected to put into practice low power adder. Aim of our work is to put into practice full adder to decrease power as well as augment in speed. The adder is between most important essentials of a processor consequently of its exploitation in arithmetic and logic unit. For function of electronic devices, designer has numerous objects to effort in extremely low outflow power and to meet up requirement of product package outlay. Our work aims at designing, and enhancement of power effectiveness and ground bounce noise reduction of 14t adder [6]. The power lessening in any logic circuit cannot be realized by trading off performance since it can construct harder to decrease to leakage for the duration of run time process. Stacking power procedure was forward where sleep transistor is additional connecting active ground rail along with virtual ground and the most important thought behind this practice is to turnoff appliance in sleep mode and discontinue outflow path makes available a reduced escape through enhanced power performance and lessening in ground bounce noise through projected novel method with better stacking along with power gating.



Fig.1. An overview of diagram of full adder circuit

4. Simulation results:

DSCH



14 T Full Adder



OUT PUT



14T Full Adder with sleep transistor



Out put



14 T Full Adder with stacking power gating



Out put

MICRO WIND



14 T Full Adder

Voltage vs time



Voltage vs currents



Voltage vs voltage



Frequency vs time

14T Full Adder with sleep transistor



Voltage vs time

Voltage vs currents



Voltage vs voltage



Frequency vs time



14 T Full Adder with stacking power gating



Voltage vs time



Voltage vs currents



Voltage vs voltage



Frequency vs time



5. CONCLUSION:

Circuits of low power scheming is tremendously essential in accomplishment of green computing as well as increasing self satisfying function. As knowledge persists to scope not only does power density enhance, but also current density enhances subsequently, steadiness can only be enhanced if power spending is reduced. Numerous arrangements are intended to improve adder unit performance in terms of low power together with high-speed. Power relies on different parameter over and above supply voltage as well as worsens supply voltage would significantly lessen power spending of circuit and this

indispensable concept would be employed to recuperate performance of adder circuit. The intention of our work is to project a modified 14T adder in support of microprocessor as well as arithmetic logic circuit by means of short ground bounce noise and diminish outflow power. Introduction of high performance power gating system was employed in this work to diminish active power; outflow power as well as ground bounces noise. In modern times, a variety of logic approaches have been projected to put into practice low power adder. Aim of our work is to put into practice full adder to decrease power as well as augment in speed. To analyze dissimilar parameters of adders we employ 14T full adder as support construction. For function of electronic devices, designer has numerous objects to effort in extremely low outflow power and to meet up requirement of product package outlay. To put into practice an arithmetic process, a circuit can acquire all the way through tremendously low power by clocking at tremendously low frequency but it possibly will receive tremendously extended time to complete procedure.

REFERENCES

[1] Mohammad Hossein Moaiyeri and Reza Faghih Mirzaee, Keivan Navi, Two New Low-Power and High-Performance Full Adders", Journal Of Computers, Vol. 4, No. 2, February 2009.

[2] T. Vigneswaran, B. Mukundhan, and P. Subbarami Reddy, "A Novel Low Power, HighSpeed 14 Transistor CMOS Full Adder Cell with 50% Improvement in Threshold Loss Problem", World Academy of Science, Engineering and Technology 13, 2008.

[3] R. Bhanuprakash, Manisha Pattanaik and S. S. Rajput, " Analysis and Reduction of Ground Bounce Noise and Leakage Current During Mode Transition of Stacking Power Gating Logic Circuits ",IEEE Region 10 Conference TENCON 2009, pp. 1-6.

[4] S.Mutoh ., "1-v power supply high-speed digital circuit technology with multithreshold-voltage CMOS."JSSC, vol.SC- 30, pp.847-854, Aug.1995.

[5] Charbel J. Akl, Rafic A. Ayoubi, Magdy A. Bayoumi, "An effective staggered-phase damping technique for suppressing power-gating resonance noise during mode transition," 10th International Symposium on Quality of Electronic Design, pp.116-119, 2009.

[6] Neil H. E. Weste, David Harris and Ayan Banerjee, "CMOS VLSI Design: A Circuit and System Perspective", Pearson Education, Third Edition 2011.